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ABSTRACT 
High Performance Computing (HPC) resources are fast becoming more readily available.  HPC hardware now exists 
for use in conjunction with standard desktop computers.  This paper looks at what impact this could have on the 
Audio Engineering industry.  Several potential applications of HPC within audio engineering research are discussed.  
A case study is also presented which highlights the benefits of using the Single Instruction, Multiple Data (SIMD) 
architecture when employing a search algorithm to produce surround sound decoders for the standard 5-speaker 
surround sound layout. 
 
1. INTRODUCTION 
High Performance Computing (HPC) is the use of 
computers to solve numerically intensive problems [1].  
It includes computing systems from multiple 
workstations to supercomputers assigned to solve the 
some of the world's most demanding computational 
problems.  Currently, HPC implementation involves 
distributing a problem across multiple processors that 
operate in parallel.  Breaking down a problem in this 
manner can result in significant increases in speed of 
execution over traditional approaches where processes 
are run in series. 
In the past, mainly due to expense, access to HPC 
systems has been restricted to large organisations and 
academic institutions.  However, HPC resources are 
now becoming more readily available and affordable 
[2].  For example, a number of companies have 
developed HPC products ready to be used in 
conjunction with desktop computers (e.g. ClearSpeed 
Accelerator Cards [3] and NVIDIA Graphics Processing 
Units [4]).  In addition, networking technologies have 
advanced significantly allowing computers to be easily 
linked to form computer “clusters” and “grids” capable 
of sharing the load of a data processing problem [5].  
Despite the growing availability of HPC resources, it is 
the belief of the authors that HPC is not yet widely 
applied in audio engineering research.  The aim of this 
paper is to highlight the potential that this mode of 
computing offers to this field. 
The following section provides background on HPC and 
looks at some existing HPC technologies.  In section 3 a 
number of potential applications of HPC within audio 
engineering are discussed.  These will include highly 
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challenging applications which are currently regarded as 
too computationally expensive either to compute or 
perform in real-time.  In section 4 
presented where the power of HPC is demonstrated for 
a specific audio engineering application 
optimisation of a 5-speaker Ambisonic decoder 
computer search algorithm.   
2. BACKGROUND 
HPC is currently used for a wide range of 
from the simulation and modelling of physical 
phenomena, to data mining and visualisation
Before discussing existing HPC tech
potential applications within audio engineering
architectures will be defined.   
2.1. HPC Architectures 
Flynn [9] proposed a simple, but broad,
high performance computer architectures
number of instruction streams and data streams that can 
 
Figure 
 
In the current era of HPC only SIMD and MIMD 
architectures tend to be used because of the
processing nature.  The combined processing power of a 
multi-core SIMD or MIMD system 
significantly exceeds the speed of the fastest
SISD system.  Furthermore, the advance in single
processor speeds is gradually slowing because of the 
physical limitations of chip manufacturing 
day materials [5]. 
HPC systems can also be classified
processors and memory are connected.  
fall into two different categories: 
systems or distributed memory systems
memory system all processors have equal 
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a case study is 
- the 
using a 
applications 
 [6-8].  
nologies and 
, HPC 
 classification of 
 based on the 
be processed simultaneously (figure 1 illustrates these 
architectures).  They are: 
SISD (Single Instruction, Single Data) 
operation of a sequentially operating
computer.  Speed of execution is limited to the internal 
speed of the computer.  
SIMD (Single Instruction, Multiple Data) 
multiple processors simultaneously 
instruction but on different data.  A 
is employed for issuing instructions. 
MISD (Multiple Instruction, Single Data) 
multiple instructions operating on a single stream of 
data.  This method is rarely used as it makes more sense 
to use multiple instructions to operate on
MIMD (Multiple Instructions, Multiple Data) 
architecture employs multiple processors
multiple instructions on different data
processor operates independently and asynchronously.
 
1: HPC architectures defined by Flynn 
ir parallel 
in general 
 single-core 
-core 
with present 
 by how their 
They generally 
shared memory 
.  In a shared 
access to a 
global memory space so changes made to data
processor, are seen by all other processors
figure 2).  Such systems usually employ high
latency, inter-connection (i.e. buses or switches) 
relatively easy to program.   
Figure 2: Shared memory
- defines the 
 single CPU 
- involves 
executing the same 
central control unit 
- involves 
 multiple data. 
– this 
 that execute 
 streams.  Each 
 
 by one 
 (illustrated in 
-speed, low 
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In contrast, a distributed memory system
consists of multiple processors each with 
memory space (see figure 3).  
 
Figure 3: Distributed memory
The key issue in this type of system
performance overhead introduced by
communication.  Programming for this architecture is 
also considered harder as the computer programmer
to handle all communication operations
of the main advantages of distributed memory
is that they are more scalable than shared memory 
systems (i.e. the number of processors can be increased 
without significant decrease in overall efficiency
Hybrid systems (distributed-shared memory
sometimes employed (see figure 4).  
shared memory system combines the best of both 
architectures in that inter-processor communication
reduced and systems are easier to program
 
Figure 4: Distributed-shared memory
2.2. Existing HPC Technologies 
One of the clear trends in HPC is expensive specially 
designed hardware is being substituted
effective off the shelf solutions [5].  This section will 
look at some of these options. 
2.2.1. Graphics Processing Units (GPUs)
In recent years GPUs have shown a marked increase in 
their performance and capabilities.  Moreover, general 
purpose computations can now more easily
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 typically 
its own local 
 
 
 is the potential 
 inter-processor 
 has 
.  However, one 
 systems 
) [5]. 
) are also 
A distributed-
 is 
 [5].  
 
 
 by more cost-
 
 be made on 
graphics hardware allowing them to be used for high 
performance computation.  Their architectures, which 
are normally SIMD, are highly parallel consisting of 
many processor cores.  For example, 
shared memory GPU card (NVIDIA Tesla C10
consists of 240 processor cores which when combined 
can give a peak single precision floating 
performance of 933 GFLOPS/s.  To put this in 
perspective, this kind of computational power was not 
generated by expensive specially designed 
supercomputers until about 1997 [10
 
 
Figure 5: The NVIDIA Tesla C1060
In addition to hardware advances, GPU
encouraging software development for their 
architectures by providing higher 
models (e.g. CUDA by NVIDIA).  These models 
incorporate libraries that are commonly 
processing (e.g. Fast Fourier Transforms
In the literature there are a growing number of
of HPC using GPUs (see for example 
relevant example, Röber et al report a
increase of at least a factor of 25 when using a GPU for 
computing sound wave propagation with 
meshes [15]. 
2.2.2. Dedicated Hardware Accelerator
Another method of augmenting a 
processing power is to employ a
accelerator card specially designed for HPC 
those developed by ClearSpeed.  
Like GPUs, ClearSpeed accelerators 
with multiple parallel processors.  However, ClearSpeed 
one current era 
60) 
processing 
].   
 
 
 companies are 
level programming 
used for audio 
). 
 examples 
[11-14]).  In one 
 performance 
waveguide 
s 
desktop computer’s 
n application 
such as 
come equipped 
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cards actually employ an enhanced SIMD architecture 
where each processor has its own dedicated memory as 
well as access to a shared global memory space.  These 
cards are also very efficient in terms of power 
consumption (i.e. average of 25W per card).  
There are several examples in the literature that 
demonstrate the performance gains which can be 
achieved with accelerator hardware (see for example 
[16, 17]).  One relevant example by Bradford et al 
focused on implementing the computationally expensive 
Sliding Phase Vocoder [18]. 
2.2.3. Clusters 
A cluster is a group of stand-alone computers connected 
via a network (MIMD architecture).  The combined 
group of computers typically functions as a single 
centrally managed system with distributed or 
distributed-shared memory [5].   
Clusters can be loosely coupled or tightly coupled.  In a 
loosely coupled cluster each contributing computer 
typically connects through the internet or local area 
network and can operate independently, potentially 
undertaking different individual tasks alongside the 
allocated work.  Loosely coupled clusters can consist of 
computers with different architectures.  In contrast, each 
node in a tightly coupled cluster is dedicated to the 
system at all times.  Nodes in a tightly coupled cluster 
often have the same architecture and run the same 
operating system.  Furthermore, nodes are usually set up 
in the same room employing a fast low-latency and high 
bandwidth local area network for inter-connection.   
One of the major advantages of clusters is they can be 
constructed using existing commodity computers.  For 
example, office employees could use the combined 
power of their computers for working on a problem 
during out of office hours.  This approach offers high 
performance at relatively low cost.  Also of note is the 
fact that, each node in a cluster could be equipped with 
a modern GPU or Application Accelerators [19]. 
2.2.4. Grids 
Grids are very similar in principle to loosely coupled 
clusters in that multiple computers work together over 
the internet to solve a problem.  However, grids can 
include a much larger range of resources distributed 
around the globe (including clusters and 
supercomputers).  Grids are also usually constructed 
with general purpose Grid software (e.g. BOINC) and 
problems are typically formulated to involve very little 
or no inter-node communication (communication tends 
to be much more expensive than computation in parallel 
architectures). 
One of the major advantages of employing a grid for 
HPC is the potential amount of computational power 
available.  Several international Grid projects created in 
recent years have many volunteers who donate the idle 
time of their computers.  For example, folding@home 
(one of the most popular projects) currently has around 
1 million users which when combined give 
computational processing power rivalling today’s 
supercomputers [20, 21].  Another advantage of Grid 
computing is it can also facilitate collaboration between 
research groups.   
2.3. Summary 
We have discussed several technologies which can be 
used for HPC.  Modern GPUs and Application 
Accelerators offer a compact solution to HPC, whereas 
clusters and grids have the potential to offer vast 
amounts of processing power over networks. 
Over the next few years the price of HPC technology is 
expected to reduce and become even more accessible 
(i.e. development of higher level programming 
languages and sharing of resources through the internet 
because of increasing network speeds).  This offers 
huge potential to audio engineers.  Audio applications 
previously disregarded as too processor intensive to 
compute or perform in real time can be reconsidered. 
3. POTENTIAL HPC AUDIO APPLICATIONS  
The use of technologies for HPC is application specific.  
In general, SIMD architectures are well suited to 
problems with a high degree of regularity.  In audio this 
could include frame-based audio analysis algorithms 
such as the Fast Fourier Transform, Wavelet Transform 
or Short Time Fourier Transform.  Other ideal 
candidates for SIMD would be physical modelling of 
acoustic spaces involving Finite Element Analysis 
(FEA) or Boundary Element Analysis (BEM).  Indeed, 
FEA applications are known to map naturally to SIMD 
architectures [22]. 
Additionally, there are numerous audio processing 
algorithms which would benefit from the large amount 
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of computational power HPC has to offer.  Some of the 
more obvious candidates are: 
• Reverb by the direct modelling of a physical space 
• Sophisticated physical modelling of instruments 
• Complex sound synthesis algorithms (e.g. further 
exploration of real-time voice synthesis [23]) 
• High resolution beamforming 
• Real-time digital room correction 
In audio reproduction, Wave Field Synthesis (WFS) 
would be an ideal candidate for exploiting the 
computational power of HPC hardware.  Rendering 
complex soundfields consisting of many virtual sources 
requires a significant amount of processing power.  
Consequently, real-time playback using a standard PC is 
not currently feasible.  HPC hardware would enable the 
demanding computational tasks and calculus associated 
with the WFS rendering process to be computed more 
quickly by sharing the computational load across 
multiple parallel processors.   
Clearly great potential exists for HPC technology in 
audio engineering.  Before realising the full potential of 
a system, however, careful investigation is required.  It 
is important to realise that all architectural features of a 
HPC system (i.e. processors, memory, inter-connection) 
can strongly influence the performance of an algorithm 
[5]. 
4. CASE STUDY 
4.1. Introduction 
The design of an Ambisonic decoder can be formulated 
as a search problem.  The basic principle is to use a 
computer search algorithm to find a set of decoder 
coefficients which best fit the design objectives 
specified in a fitness function. 
In previous work a heuristic search algorithm has been 
employed for finding “good” decoder coefficients for 
the standard ITU 5-speaker layout [24-26].  This 
method was employed because searching exhaustively 
for the best set of decoder coefficients using modern 
desktop computer processing power is not feasible.  In 
this work, however, we run an exhaustive search albeit 
with reduced coefficient resolution for a first order 
Ambisonic decoder on a computer equipped with 
ClearSpeed HPC hardware.  In addition, we also 
implement a simple local search to investigate whether 
running multiple local searches at a higher resolution 
can yield a better solution than when running a lower 
resolution exhaustive search.  In both cases, reference 
versions are implemented on a standard desktop 
computer with an Intel Xeon 2.40 GHz processor.  
4.2. ClearSpeed HPC Hardware 
Two ClearSpeed x620 boards were used for accelerating 
the searches (see figure 6).  The x620 boards have dual 
CSX600 chips and 1 GB SRAM.  Each chip has an 
array of 96 processor elements (PE) that each operate at 
210 MHz and have 6KB of local memory. 
 
 
Figure 6: ClearSpeed x620 
The boards can be programmed in a SIMD style using 
C
n
 (an extension of the C programming language).  C
n
 
has special data types to differentiate between non-
parallel data instances (mono) and parallel data 
instances (poly) [27].  ClearSpeed provide optimised 
standard math functions which process poly-scalars (i.e. 
one calculation per PE) or poly-vectors (i.e. 4 
calculations per PE).  Poly-vectors more efficiently 
exploit the parallel architecture of the boards by 
allowing 384 calculations to be made simultaneously on 
each chip (i.e. 96 PEs x 4).  An example program is 
provided in figure 7. 
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Figure 7: An example C
n
 program showing the poly and 
poly-vector data types. 
4.3. Implementation 
In both search implementations a multiple objective 
fitness function was used for evaluating decoder 
coefficient sets generated by the search.  The reader is 
referred to a recent research paper by the authors where 
the fitness function algorithm is described in detail [24]. 
4.3.1. Exhaustive Search 
Running an exhaustive search is guaranteed to locate the 
best solution in the search domain.  However, it can be 
time consuming.  The number of potential solutions to 
evaluate in an exhaustive search is dependent on the 
number of coefficients and also the coefficient 
resolution.  A first order Ambisonic decoder for the ITU 
5-speaker layout requires 8 decoder coefficients when 
the decoder type is frequency-independent (i.e. one set 
of coefficients for all frequencies).  Each coefficient is 
constrained to the range [0, 1].  Table 1 details the 
maximum number of potential solutions which need to 
be evaluated for this type of decoder given different 
coefficient resolutions. 
 
Resolution Number of potential solutions 
0.2 68 ≈ 106.2 
0.1 118 ≈ 108.3 
0.05 218 ≈ 1010.6 
0.01 1018 ≈ 1016.0 
0.001 10018 ≈ 1024.0 
0.0001 100018 ≈ 1032.0 
 
Table 1: Number of potential solutions for a first order 
frequency-independent Ambisonic decoder for different 
decoder coefficient resolutions 
In the reference version of the exhaustive search, each 
potential solution is evaluated in series using a nested 
for-loop structure (each loop variable corresponds to a 
decoder coefficient).  In the accelerated version, 
however, the nested loops were unrolled with 1536 
potential solutions simultaneously evaluated at each 
iteration of the search algorithm (i.e. each chip on each 
board evaluates 384 potential solutions in parallel by 
using the poly-vector data types). 
4.3.2. Simple Local Search 
A local search was also coded to take advantage of the 
ClearSpeed architecture.  1536 instances of the search 
were simultaneously executed in parallel by using the 
poly-vector data types.  Using this method allowed 
many different areas of the search domain to be 
explored at the same time. 
The starting point for each search was chosen at 
random.  Candidate moves were then made at a fixed 
resolution in positive and negative directions along each 
coordinate axis in the search domain (each axis 
corresponds to a decoder coefficient).  This process was 
repeated until 1000 moves had been made.  It should be 
noted that stopping the search after a fixed number of 
moves is not normally ideal.  It is generally considered 
more appropriate to stop a search after a fixed number 
of bad moves to allow the search to reach a local 
minimum (this implementation would be better suited to 
a MIMD architecture).  However on a SIMD 
architecture this will ensure that all PEs are fully 
employed because they will all start and end each search 
at the same time. 
4.4. Results 
Table 2 details the total search times and best solution 
fitness values for the reference and accelerated versions 
#include <lib_ext.h> 
#include <vmathp.h> 
 
// __NUM_PES__ is the number of processor element 
(96) 
#define SAMPLES (__NUM_PES__ * 4) 
#define PI 3.14159265358979 
 
int main(void)  
{ 
  // __FVECTOR is a poly-vector 
  __FVECTOR sine, angle = {0,0,0,0}; 
 
  // get_penum() returns the ID of each PE (0 - 95) 
  poly int pnum = get_penum(); 
 
  // Set up the angles for each element of the 
vector 
  angle[0] = (__NUM_PES__*0 + pnum) * PI / SAMPLES; 
  angle[1] = (__NUM_PES__*1 + pnum) * PI / SAMPLES; 
  angle[2] = (__NUM_PES__*2 + pnum) * PI / SAMPLES; 
  angle[3] = (__NUM_PES__*3 + pnum) * PI / SAMPLES; 
 
  // calculate sine of angle 
  sine = cs_sinp(angle); 
     
  return 0;     
} 
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of the exhaustive search.  The darker cells indicate the 
times for the reference version. 
 
Resolution Solution Fitness Time to complete 
0.2 199.2100 
137 secs 
4 secs 
0.1 171.6900 
290 mins 
8 mins 
0.05 153.3589 
35 days (estimate)  
25 hours 
0.01 - 
27,710 years (estimate) 
815 years (estimate) 
 
Table 2: Times and fitness values for the reference and 
accelerated versions of the exhaustive search algorithm.  
Lower solution fitness scores are better. 
For each coefficient resolution the accelerated version 
of the exhaustive search was able to achieve a speed 
increase of about a factor of 34 when compared to the 
reference version.  The significance of this can clearly 
be seen when examining the completion times for a 
coefficient resolution of 0.05 and the estimated 
completion times for a coefficient resolution of 0.01. 
Table 3 details the fitness values for the best solutions 
found using the reference and accelerated versions of 
the local search.  Timings are also displayed in seconds 
(the darker cells indicate the times for the reference 
version). 
 
Resolution Solution Fitness Time to complete 
0.2 
281.7471 22 mins 28 secs 
180.6340 56 secs 
0.1 
158.6650 22 mins 27 secs 
159.8490 56 seconds 
0.05 
156.5300 22 mins 30 secs 
155.0872 56 secs 
0.01 
152.3650 22 mins 36 secs 
146.8572 56 secs 
0.001 
149.5521 22 mins 33 secs 
146.4251 56 secs 
 
Table 3: Times and fitness values for the reference and 
accelerated versions of the local search algorithm.  
Lower solution fitness scores are better. 
In this case, the results show that when running the 
searches in parallel, there was a 24 fold increase in 
time-to-solution when compared to the reference 
version. 
Another interesting factor from these results is that 
running multiple local searches yields a better solution 
than running an exhaustive search at a low resolution.  
This is also the case when using the same resolution as 
the exhaustive search because the local search is started 
from a random point (as opposed to a rounded number). 
4.5. Summary 
In summary, this case study has looked at using 
ClearSpeed HPC hardware to improve the performance 
of a local search and a global search for Ambisonic 
decoder coefficients.  The results show that for this 
application a significant increase in speed of execution 
is possible.  For the exhaustive search this makes it 
possible locate a better global solution by searching at a 
higher resolution.  For the local search more solutions 
can be evaluated within a space of time increasing the 
chances of finding a better solution. 
It should be noted that newer ClearSpeed hardware is 
currently available (e710).  We expect that by using this 
hardware it would be possible to improve the search 
speeds further.   
5. CONCLUSIONS 
HPC opens the door to new applications in audio 
engineering.  It makes problems feasible that are 
currently infeasible to run on desktop computers and 
can allow computationally expensive algorithms to run 
in real-time.  
Currently, SIMD appears to be the most appropriate 
architecture for HPC audio applications.  It is well 
suited to several audio processing algorithms.  In a case 
study it was shown that by employing SIMD hardware, 
faster calculations could be made when implementing a 
search for decoder coefficients.  This resulted in better 
solutions being found in a shorter time. 
Finally, at this point we could ask the question - what 
technical advances or new avenues of research could be 
made in audio engineering if significantly more 
computational power was available? 
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